Sidebar


Past Events   2024


MSc STO, Internship Day

MSc STO, Internship Day | 9 Sept 2024

Date: 9 Sept 2024, Monday

Venue: NUS, CDE E4 Building

On 9 September 2024, SHINE had the privilege of inviting and hosting industry representatives from Enlitho, Marvell, Qualcomm, and STATS ChipPAC for the Internship Day for the inaugural cohort of the Master of Science in Semiconductor Technology and Operations (MSc STO) programme.

The insightful presentations gave students a deeper understanding of the vast opportunities within the semiconductor industry, while the speed interview sessions conducted by the participating companies significantly enhanced their chances of securing internships.

Enlitho Presenter- -cropped & resized
STAT chipPac Pte Ltd presentation- cropped & resized

We sincerely appreciate the contributions of all involved, from the company representatives to the NUS support staff, whose efforts ensured the smooth execution of the event and positive outcomes for the MSc STO program.

 

Internship Interview by StatChipPac CDE_5762- cropped & resized
Internship Interview by Qualcom-cropped & resized
Group Photo- CDE_5733-cropped & resized

Guest Lecture for MSc STO

Guest Lecture for MSc STO – Powering AI with Innovative Memory & Storage Solutions

Date: 2 Sept 2024, Monday

Time: 6 pm to 8 pm 

Venue: NUS, CDE EA Building

SHINE was honoured to welcome Mr. Ramanathan Gandhi (Ram) from Micron Technology for his illuminating guest lecture on ‘Memory & Storage Landscape and Its Role in AI,’ delivered to our MSc Semiconductor Technology and Operations students on 2 September 2024

 

Mr. Ramanathan’s lecture offered transformative insights, equipping our students with invaluable knowledge on key topics such as HBM, SSDs, and memory architecture. His ability to demystify complex subjects left a lasting impression on the audience, and it was encouraging to witness active student participation and meaningful discussions with him.

Mr Ram Talk front view

The session’s key highlights included an introduction to Micron Technology, an overview of memory architecture and landscape, and an in-depth exploration of memory and storage’s critical role in AI’s advancement. The lecture not only ignited thought-provoking discussions but also provided significant industry insights, effectively bridging the gap between academic studies and practical applications.

 

We are profoundly grateful to Mr. Ramanathan for delivering such an enriching experience and to Ms. Glenda Chong of Micron Technology for facilitating the guest speaker. We eagerly anticipate more industry-sharing sessions with Micron Technology, as we work together to develop talent for the betterment of society in the era of AI.

Mr Ram Talk with Audience

Welcome Tea Reception for the Inaugural MSc STO Aug 2024 Intake

Welcome Tea Reception for the Inaugural MSc STO Aug 2024 Intake

Date: 12 August 2024, Monday

Time: 4 pm to 6 pm 

Venue: NUS, CDE E4 Building, E-Cube

On 12 August 2024, SHINE had the pleasure of playing a part in the welcoming tea reception at E-Cube seminar rooms within the campus of the NUS College of Design and Engineering for the first cohort of students for the Master of Science in Semiconductor Technology and Operations (MSc STO) program. Hosted by the NUS Department of Electrical and Computer Engineering (ECE) in collaboration with the Department of Industrial Systems Engineering and Management (ISEM), the Department of Materials Science and Engineering (MSE), and SHINE, the event was enthusiastically attended by the students, professors, lecturers, and staff.

The event commenced with a welcome address by Prof. Aaron Thean, Provost of NUS and Director of SHINE, who provided an overview of current developments in the semiconductor industry. He highlighted the industry’s multidisciplinary scope, encompassing basic sciences such as physics and chemistry, as well as engineering and business. Prof. Thean concluded by offering his best wishes to the new students as they embark on their academic journey.

MSC welcome Tea - 1st Intake signboard & buffet point-copy & resized
MSc Welcome Tea -Prof Bip Speech- resized

Prof. Biplab Sikdar, Head of the NUS Department of ECE, followed with an inspiring speech about the structure of the MSc STO program. He emphasized the importance of internships and projects as integral components of the curriculum, designed to equip students with practical, hands-on experience that will make them highly attractive to industry employers upon graduation.

The insights shared by both professors resonated strongly with the students and faculty, setting a positive tone for the exciting journey ahead.

Talk on ‘Logic Technology Roadmap for the Trillion Transistor Era’

The Logic Technology Roadmap for the Trillion Transistor Era

Date: 28 June 2024, Friday

Time: 10 am to 11 am 

Venue: NUS, CDE E7 Building, Level 3, Seminar Room 4, 15 Kent Ridge Crescent, Singapore 119672 

The SHINE management was delighted to welcome Dr. Gaurav Thareja, Director & Head of Logic & Memory Process Integration in the Metals Deposition Products Division of the Semiconductor Products Group (SPG) at Applied Materials, to the NUS campus on 28 June 2024. Dr. Thareja delivered an insightful talk titled “The Logic Technology Roadmap for the Trillion Transistor Era”.

Some of the key advancements he shared included:

  • Scaled GAA (Gate-all-around) NS CMOS: Expected for upcoming nodes, this technology enables further miniaturization and performance enhancements.
  • CFET (Complementary FET): Offers significant advantages for continued scaling, pushing the boundaries of semiconductor technology.
  • AI-Enabled Semiconductor Manufacturing: Accelerates AI chip production through AI/ML techniques, facilitating materials discovery, equipment design, process recipe optimization, and digital twin technology.
Speaker and front audience photo-cropped

Dr. Thareja ended the talk on a positive note, highlighting the bright future of Logic CMOS driven by the AI revolution, which is fostering new catalysts and opportunities for innovations in next-generation computing.

Numerous questions from the audience reflected their keen interest and enthusiasm. We are grateful to Dr. Thareja for sharing his expertise and insights. The talk undoubtedly enriched our understanding of the future trajectory of semiconductor technology and its exciting possibilities.

Q&A photo 4_Global Foundries
  • Home
  • Talk on 'Logic Technology Roadmap for the Trillion Transistor Era'